

# Lecture 19 Introduction to Pipelining

University of Notre Dame, Department of Computer Science & Engineering







University of Notre Dame, Department of Computer Science & Engineering



# Pipelining: Some terms

- If you're doing laundry or implementing a  $\mu$ P, each stage where something is done called a pipe stage
  - In laundry example, washer, dryer, and folding table are pipe stages; clothes enter at one end, exit other
  - In a  $\mu \text{P},$  instructions enter at one end and have been executed when they leave
- Throughput is how often stuff comes out of a pipeline

University of Notre Dame, Department of Computer Science & Engineering

#### CSE 30321 - Lecture 19 - Pipelining (Part 1) On the board

• The "math" behind pipelining...

#### CSE 30321 - Lecture 19 - Pipelining (Part 1)

## More technical detail

8

- If times for all S stages are equal to T:
  - Time for one initiation to complete still ST
  - Time between 2 initiates = T not ST
  - Initiations per second = 1/T
- Pipelining: Overlap multiple executions of same sequence
  - Improves THROUGHPUT, not the time to perform a single operation



Throughput: Time per initiation = T +  $(S-1)T/N \rightarrow T!$ 

University of Notre Dame, Department of Computer Science & Engineering



CSE 30321 - Lecture 19 - Pipelining (Part 1)





#### CSE 30321 - Lecture 19 - Pipelining (Part 1) Another way to look at it... Clock Number 7 Inst. # 1 2 3 4 5 6 8 IF ID EX MEM Inst. i WB Inst. i+1 TF ID EX MEM WB Inst. i+2 IF ID EX MEM WB IF ID EX MEM WB



University of Notre Dame, Department of Computer Science & Engineering

12

# So, what about the details?

- In each cycle, new instruction fetched and begins 5 cycle execution
- In perfect world (pipeline) performance improved 5 times over!
- Now, let's talk about overhead...
  - (i.e. what else do we have to worry about?)
    - Must know what's going on in every cycle of machine
    - What if 2 instructions need same resource at same time?
      - (LOTS more on this later)
      - Separate instruction/data memories, multiple register ports, etc. help avoid this

University of Notre Dame, Department of Computer Science & Engineering

#### CSE 30321 - Lecture 19 - Pipelining (Part 1)

# Limits, limits, limits...

- So, now that the ideal stuff is out of the way, let's look at how a pipeline REALLY works...
- Pipelines are slowed b/c of:
  - Pipeline latency
  - Imbalance of pipeline stages
    - (Think: A chain is only as strong as its weakest link)
    - Well, a pipeline is only as fast as its slowest stage
  - Pipeline overhead (from where?)
    - Register delay from pipe stage latches
    - Clock skew:
      - Once a clock cycle is as small as the sum of the clock skew and latch overhead, you can't get any work done...

University of Notre Dame, Department of Computer Science & Engineering

#### CSE 30321 - Lecture 19 - Pipelining (Part 1)

### Let's look at some examples:

- Specifically:
  - (1 instruction sequence -- with a problem)
  - (2 instruction sequence)

#### CSE 30321 - Lecture 19 - Pipelining (Part 1)

# **Executing Instructions in Pipelined Datapath**

- Following charts describe 3 scenarios:
  - Processing of load word (lw) instruction
    - Bug included in design (make SURE you understand the bug)
  - Processing of lw
    - Bug corrected (make SURE you understand the fix)
  - Processing of Iw followed in pipeline by sub
    - (Sets the stage for discussion of HAZARDS and interinstruction dependencies)















University of Notre Dame, Department of Computer Science & Engineering











31

#### Questions about control signals

- $\boldsymbol{\cdot}$  Following discussion relevant to a single instruction
- Q: Are all control signals active at the same time?
- A: ?
- Q: Can we generate all these signals at the same time?
- A: ?









35

#### On the board...

- Let's look at hazards...
  - ...and how they (generally) impact performance.

#### CSE 30321 - Lecture 19 - Pipelining (Part 1)

36

# The hazards of pipelining

- Pipeline hazards prevent next instruction from executing during designated clock cycle
- There are 3 classes of hazards:
  - Structural Hazards:
    - Arise from resource conflicts
    - $\cdot$  HW cannot support all possible combinations of instructions
  - Data Hazards:
    - Occur when given instruction depends on data from an instruction ahead of it in pipeline
  - Control Hazards:
    - Result from branch, other instructions that change flow of program (i.e. change PC)

University of Notre Dame, Department of Computer Science & Engineering

# How do we deal with hazards?

- Often, pipeline must be stalled
- Stalling pipeline usually lets some instruction(s) in pipeline proceed, another/others wait for data, resource, etc.
- A note on terminology:
  - If we say an instruction was "issued <u>later</u> than instruction x", we mean that <u>it was issued after</u> <u>instruction x</u> and is not as far along in the pipeline
  - If we say an instruction was "issued <u>earlier</u> than instruction x", we mean that it <u>was issued before</u> <u>instruction x</u> and is further along in the pipeline

University of Notre Dame, Department of Computer Science & Engineering

#### CSE 30321 - Lecture 19 - Pipelining (Part 1)

# Stalls and performance

- Stalls impede progress of a pipeline and result in deviation from 1 instruction executing/clock cycle
- Pipelining can be viewed to:
  - Decrease CPI or clock cycle time for instruction
  - Let's see what affect stalls have on CPI...
- CPI pipelined =
  - Ideal CPI + Pipeline stall cycles per instruction
  - 1 + Pipeline stall cycles per instruction
- Ignoring overhead and assuming stages are balanced:

CPI unpipelined

 $Speedup = \frac{OTTumppermed}{1 + pipeline stall cycles per instruction}$ 

University of Notre Dame, Department of Computer Science & Engineering



#### CSE 30321 - Lecture 19 - Pipelining (Part 1)

# Structural hazards

- 1 way to avoid structural hazards is to duplicate resources
  - i.e.: An ALU to perform an arithmetic operation and an adder to increment PC
- If not all possible combinations of instructions can be executed, structural hazards occur
- Most common instances of structural hazards:
  - When a functional unit not fully pipelined
  - When some resource not duplicated enough

40





# CSE 30321 - Lecture 19 - Pipelining (Part 1) Or alternatively... Clock Number

43

Inst. #	1	2	3	4	5	6	7	8	9	10
LOAD	IF	ID	EX	MEM	WB					
Inst. i+1		IF	ID	EX	MEM	WB				
Inst. i+2			IF	ID	EX	MEM	WB			
Inst. i+3				stall	IF	ID	EX	MEM	WB	
Inst. i+4						IF	ID	EX	MEM	WB
Inst. i+5							IF	ID	EX	MEM
Inst. i+6								IF	ID	EX

- LOAD instruction "steals" an instruction fetch cycle which will cause the pipeline to stall.
- Thus, no instruction completes on clock cycle 8

# 25E 30321 - Lecture 19 - Pipelining (Part 1) 44 On the board... . • Let's see how structural hazards can impact performance. .



# A simple example

- The facts:
  - Data references constitute 40% of an instruction mix
  - Ideal CPI of the pipelined machine is 1
  - A machine with a structural hazard has a clock rate that's 1.05 times higher than a machine without the hazard.
- How much does this LOAD problem hurt us?
- Recall: Avg. Inst. Time = CPI × Clock Cycle Time
   = (1 + 0.4 × 1) × (Clock cycle time<sub>ideal</sub>/1.05)
  - = 1.3 × Clock cycle time<sub>ideal</sub>

University of Notre Dame, Department of Computer Science & Engineering

#### CSE 30321 - Lecture 19 - Pipelining (Part 1)

# Remember the common case!

- All things being equal, a machine without structural hazards will always have a lower CPI.
- But, in some cases it may be better to allow them than to eliminate them.
- These are situations a computer architect might have to consider:
  - Is pipelining functional units or duplicating them costly in terms of HW?
  - Does structural hazard occur often?

University of Notre Dame, Department of Computer Science & Engineering

#### CSE 30321 - Lecture 19 - Pipelining (Part 1)

47

# What's the realistic solution?

- Answer: Add more hardware.
  - As we'll see, CPI degrades quickly from our ideal '1' for even the simplest of cases...